Abstract

The present invention aims to solve the problems related to multi-architecture parallel programming by using an innovative and automatic process for the generation of parallel code with a high level of abstraction executable at high performance on electronic processors with heterogeneous multi-core or many-core or hybrid architectures.

Research Institution

Università degli Studi di Siena

Numero di pubblicazione

WO2019016656A1

TRL

N.A.